Using Transformer Parasitics for Resonant Converters –
A Review of the Calculation of the Stray Capacitance of Transformers

J. Biela, J. W. Kolar
Power Electronic Systems Laboratory (PES), ETH Zurich
Zurich, Switzerland
E-Mail: biela@lem.ee.ethz.ch / Homepage: www.pes.ee.ethz.ch

“This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of ETH Zürich’s products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permission@ieee.org.

By choosing to view this document you agree to all provisions of the copyright laws protecting it.”
Using Transformer Parasitics for Resonant Converters – 
A Review of the Calculation of the Stray Capacitance of Transformers

J. Biela, J. W. Kolar
Power Electronic Systems Laboratory (PES), ETH Zurich
Zurich, Switzerland
E-Mail: biela@lem.ee.ethz.ch / Homepage: www.pes.ee.ethz.ch

Abstract – Parasitic capacitances of conventional transformers can be used as resonant elements in resonant DC-DC converters in order to reduce the overall system size. For predicting the values of the parasitic capacitors without building the transformer different approaches for calculating these capacitances are compared. A systematic summary of the known approaches is given and missing links between the different theories and missing equations are added. Furthermore, a new simple procedure for modelling parasitic capacitances which is based on the known approaches is proposed. The resulting equations are verified by measurements on four different high voltage transformers.

Keywords: Transformer model, inductor model, parasitic capacitance, resonant converter, high voltage transformer

I. INTRODUCTION

Applying resonant DC-DC converters can help to reduce the switching losses and/or to raise the switching frequency of the power switches. On this account the overall system size in many industrial applications, e.g., telecom power supplies [1], high voltage generators [2] or inductive heating [3] could be reduced.

Especially, the series-parallel resonant converter, Fig. 1, is a promising converter structure since it combines the advantages of the series resonant and the parallel resonant concept. On the one hand the resonant current decreases with the decrease of the load and the converter can be regulated at no load and on the other hand good part-load efficiency can be achieved [4, 5]. Furthermore, the converter is naturally short circuit proof.

In order to reduce the overall system size the series inductance of the resonant circuit could be integrated into the transformer by increasing the transformer leakage inductance by a magnetic shunt as described in [6, 7]. Also the series and the parallel capacitor can be integrated in the transformer by using planar cores together with layers of high permittivity material [7 - 9]. The application of integrated planar cores, however, is limited to power levels up to some kilowatts and is not appropriate for high voltage applications. There, conventional transformers with wire winding structures are usually used. These transformers also have parasitic capacitances which can be used as integrated parallel capacitor of the resonant circuit.

Different aspects of the calculation of the parasitic capacitance are described in [10-51] but a complete structured overview and a comparison of the different calculation methods is missing. This will be presented and completed by deriving missing equations in this paper in order to find the most appropriate algorithm for calculating the “parasitic” parallel capacitance of the transformer and to find the winding structure which is most suitable for realising high capacitance values and which causes the lowest dielectric losses. Furthermore, the links and dependencies of the different approaches will be revealed.

In high voltage applications the number of turns of the secondary winding, which mainly causes the parasitic capacitance \(C_p\), is high in order to limit the voltage per turn and to achieve a high step-up ratio. This fact and the insulation requirements usually result in multilayer and multi-section windings. For this reason the presented algorithms focus on the calculation of the parasitic capacitance of multilayer windings which are divided into one or more sections. As shown in Fig. 2 the stored electric energy for a standard multilayer winding mainly concentrates between two successive layers. In comparison to the energy between two turns of the same layer is very small. Thus, the turn-to-turn capacitances of turns in the same winding layer are neglected in this paper.

The equivalent capacitance of single layer coils, whose value mainly depends on the turn-to-turn capacitance, is not covered in this paper but information could be found in [47 - 51] for example. All the parasitic capacitance models of windings/transformers are based on the static layer-to-layer capacitance, which could be measured at dc conditions between different layers. There are five different models for the static capacitance presented in literature - two simple approximations: parallel-plate capacitor [10] / cylindrical capacitor and three analytical methods [11, 12]. These models and the calculation methods are described in section II for windings consisting of solid or litz wire. With the equations for the static layer-to-layer capacitance the equivalent capacitor of standard and flyback windings (cf. Fig. 7 & 9) and with it a general equivalent model of multilayer windings could be calculated as presented in section III. This equivalent model also includes incomplete layers. The presented model is verified by FEA simulation results and is approximately valid just below the first resonant frequency of the winding [18] since it sums up distributed capacitances to a lumped capacitor.

In section IV a more general model of two winding layers, which could also be used to describe two layers of different windings or interleaved windings, is discussed. The results of the different approaches are verified by measurements of the parasitic capacitance of four different high voltage transformers in section V. Finally, a conclusion and topics of future research are given in section VI.

II. STATIC CAPACITANCE MODEL

All calculations of the equivalent winding capacitance are based on the static layer-to-layer capacitance. With this capacitance the electrical energy is calculated which is stored between two successive winding layers and which will be used in section 3 for calculating the equivalent capacitance. The layer-to-layer capacitance is calculated by assuming that the layers of the winding are equipotential surfaces i.e. that all turns of one layer are short-circuited and edge effects are neglected. Thus, two successive layers of the winding could be
approximated by a cylindrical capacitor (Fig. 4b) or a parallel-plate

capactor (Fig. 4a).

A. Parallel-Plate Capacitor Model

For calculating the static capacitance there are five different

approaches. The first one replaces the round wires by flat rectangles as

shown in Fig. 3. In a second step the flat rectangles can be replaced by

an equipotential surface if the electrical connection between the layers

is disconnected and dc conditions are assumed. This results in a parallel-plate capacitor as shown in Fig 5a [10].

The distance \( d_{eff} \) is the effective distance between the plates (cf. Fig.3c). It is determined by calculating the capacitance of the real

arrangement of the wires (Fig. 3a or 3b) i.e. the capacitance of the two wire grids and the value of the parallel-plate capacitor (Fig. 4a). By equating these two capacitance values the effective distance \( d_{eff} \) could be calculated (cf. (1)) as a function of the geometry of the wire grid.

The variable \( d' \) is given in (2) for orthogonal windings (cf. section II.C) and in (3) for orthocyclic windings (cf. section II.D). For the orthocyclic winding there are two different values for \( d' \) depending on the distance of the two layers.

\[
d_{eff} = d' - 2.3 \cdot (r_0 + \delta) + 0.26 \cdot d_{in}
\]

Orthogonal (3a):

\[
d' = d = 2 \cdot r_0 + h \quad h > 0
\]

Orthocyclic (3b):

\[
d' = \begin{cases} 
2 \cdot r_0 + h & h > 0 \\
2 \cdot r_0 + h + \sqrt{\left(2r_0 + h\right)^2 + d_{in}^2} & h \leq 0
\end{cases}
\]

The derivation of the relationship for the effective distance is
described in [13] and it will not be repeated in this paper for the sake of
brevity.

The value of the parallel-plate capacitor could be calculated as

\[
C_{\phi,pla} = \varepsilon_0 \cdot \varepsilon_{r,m} \cdot \frac{l_{w,m} \cdot L_1}{d_{eff}} = \varepsilon_0 \cdot \varepsilon_{r,m} \cdot \frac{l_{w,m} \cdot \pi \cdot r_0 \cdot 2 \cdot r_0}{d_{eff}}.
\]

By (5) the effective permittivity \( \varepsilon_{r,m} \) and the average turn length of the two layers \( l_{w,m} \) which are used in (4) can be calculated. The effective
permittivity is determined by equating the voltage across the series connected dielectrics and the voltage across the equivalent dielectrics or by equating the stored energies [52].

\[
\varepsilon_{r,m} = \frac{\varepsilon_{r} \cdot (\delta + h)}{\varepsilon_{r} \cdot (\delta + h) + \varepsilon_{p} \cdot h} \quad h = R_{2,yl} - R_{2,yl} \quad l_{w,m} = \pi \left( R_{2,yl} + R_{2,yl} \right)
\]

Remark: The author of [22] uses the parallel-plate capacitor model for approximating the relative permittivity by measurement data for wires

in the range \( r_0 = 0.05..0.35 \)mm. The result is that \( \varepsilon_r \) varies from 1.3 for thicker wires to 2.2 for thinner ones for orthogonal windings (cf. Fig.3a). For orthocyclic windings the permittivity is assumed to
approximately double. Furthermore, the author assumes that in a standard winding approximately half of the turns are orthogonal and the other half is orthocyclic. With the foregoing assumptions and by assuming further that \( h = 0 \) the resulting static interlayer capacitance is equal to

\[
C_{\phi,app} = 180 \mu \cdot l_{w,m} \cdot \frac{(z + l)(2z + l)}{(6z^2)^{0.26}} \quad \left( \text{pF} \right) \left( z > 1 \right). \quad (6)
\]

This equation could be used as a rule-of-thumb for a first guess on the parasitic capacitances of windings.

B. Cylindrical Capacitor Model

Many windings have a cylindrical shape. Therefore, the second

approach replaces the parallel-plate capacitor by a cylindrical capacitor as shown in Fig. 4b. Thereby, the round wires of a layer also have been replaced by equipotential surface (cf. section II.A / Fig. 3). For the cylindrical capacitor the capacitance is calculated by

\[
C_{\phi, cyl} = \frac{\varepsilon_0 \cdot \varepsilon_{r,m} \cdot 2 \pi L_1}{\ln \left( \frac{R_{1,cyl} + d_{eff}}{R_{1,cyl}} \right)} = \frac{\varepsilon_0 \cdot \varepsilon_{r,m} \cdot 2 \pi z r_0}{\ln \left( \frac{R_{1,cyl} + d_{eff}}{R_{1,cyl}} \right)}.
\]

The radius of the inner cylinder is given as mean value of the two cylindrical layers minus half of the effective distance \( d_{eff} \).

\[
R_{1,cyl} = \frac{R_{1,l} + R_{1,l} - d_{eff}}{2}
\]

For standard values for \( R_{1,cyl} \) and \( \frac{R_{2,cyl}}{R_{2,cyl}} \) of high power transformers the difference between the parallel-plate and the cylindrical capacitor model is quite small so that the simpler parallel-plate capacitor model could be used in most cases.

C. Analytic Capacitance Model for Orthogonal Windings

The remaining three approaches approximate the electric flux lines by straight lines. An example of an approximated electric flux line for an orthogonal winding, whose layers are separated by a foil of thickness \( h \), is shown in the basic cell of Fig. 5. In orthogonal windings the turns of successive layers are orthogonally on top of each other, whereas in orthocyclic windings the turns of the successive layer are in the gaps between two turns of the preceding layer.

The electric flux line leaves the wire, which is an equipotential surface, approximately orthogonally. Because of the small thickness \( \delta \) of the insulation the flux line approximately runs as a straight line to the border of the insulation [11]. Then the approximated flux line deviates towards the successive layer and runs as a straight line to the second layer. It crosses the symmetry line (dashed line in Fig. 5) of the two layers orthogonally. The path of the flux line continues symmetrically from the symmetry line to the second wire. This approach is used for all angles \( \phi \) from 0 to 180° i.e. that within one basic cell all approximated electric flux lines from one turn to the underlying one are contained.

In Fig. 6 the resulting flux lines of a finite element analysis are shown. The FEA-flux lines correspond quite well with the approximated flux lines especially in the regions where the stored electric energy and
the two small triangles are half of the two adjacent basic cells.

done by multiplying the energy stored in the basic cell by two since stored in the two small triangles (A-D-E and B-C-D in Fig. 7). This is underlying turns of the lower layer one also has to consider the energy which is stored between one turn of the upper layer and the two done in section II.C. In order to calculate the complete electric energy line is used to calculate the energy which is stored in the basic cell as calculated. Then, the electric field strength could be used for calculating the electric energy which is stored between the two wires lying on top of each other. This energy is equated to the electric energy which is stored in the equivalent capacitor what leads to the equivalent capacitance of the basic cell. Multiplying this capacitance by the number of turns per layer $z$ results in the static capacitance of the two layers. The detailed calculation is described in [11].

The result of the above described calculation is the static layer-to-layer capacitance for orthogonal windings

$$C_{l, ortho} = \frac{\varepsilon_0 \cdot z \cdot l_{w,m}}{1 - \frac{L}{\varepsilon_D \cdot r_0}} \left[ V + \frac{1}{8 \cdot \varepsilon_D} \left( \frac{2 \cdot \delta}{r_0} \right)^2 \cdot \frac{Z}{1 - \frac{\delta}{\varepsilon_D \cdot r_0}} \right].$$ (9)

with

$$V = \frac{\beta}{\sqrt{\beta^2 - 1}} \cdot \arctan \left( \frac{\beta + 1}{\sqrt{\beta - 1}} \right) - \frac{\pi}{4}$$

$$Z = \frac{\beta \left( \beta^2 - 2 \right)}{\left( \beta^2 - 1 \right)^{3/2}} \cdot \arctan \left( \frac{\beta + 1}{\sqrt{\beta - 1}} \right) - \frac{\beta}{2 \left( \beta^2 - 1 \right)} \cdot \frac{\pi}{4}.$$ (10)

$$\alpha = 1 - \frac{\delta}{\varepsilon_D \cdot r_0} : \quad \beta = \frac{1}{\alpha} \left( 1 + \frac{h}{2 \cdot \varepsilon_F \cdot r_0} \right)$$

D. Analytic Capacitance Model for Orthocyclic Windings

A similar analytic approach [11] could be used for an orthocyclic winding which is shown in Fig. 7. There, the basic cell consists of a triangle (A-B-D) and the path of the approximated electric flux line, which is very similar to the one described in the foregoing section, is given. Again, the analytic electric flux lines correspond very well with the flux lines resulting from finite element analysis (Fig. 8).

For calculating the static layer-to-layer capacitance the analytic flux line is used to calculate the energy which is stored in the basic cell as done in section II.C. In order to calculate the complete electric energy which is stored between one turn of the upper layer and the two underlying turns of the lower layer one also has to consider the energy stored in the two small triangles (A-D-E and B-C-D in Fig. 7). This is done by multiplying the energy stored in the basic cell by two since the two small triangles are half of the two adjacent basic cells.

Again, the complete layer-to-layer capacitance is calculated by a comparison of stored energies (cf. section II.C). The resulting capacitance is

$$C_{l, cyclic} = 4 \cdot \varepsilon_0 \cdot z \cdot l_{w,m} \cdot \left[ M_L + \frac{4 \cdot \delta \cdot r_0 - 2 \cdot \delta^2}{\varepsilon_D \cdot (2 \cdot r_0)^2} \cdot M_D \right].$$ (11)

with

$$M_L = \int_0^{\pi/2} \cos^2 \psi - \cos^2 \cdot \cos^2 \psi - \frac{1}{4} \cdot \frac{\delta}{2 \cdot \varepsilon_D r_0} \cdot \left( \cos^2 \psi - \frac{3}{4} + \frac{1}{2} \right) d\psi.$$

$$M_D = \int_0^{\pi/6} \sin^2 \psi + \cos^2 \cdot \cos^2 \psi - \frac{3}{4} \cdot \frac{\delta}{2 \cdot \varepsilon_D r_0} \cdot \left( \cos^2 \psi - \frac{3}{4} + \frac{1}{2} \right) d\psi.$$ (12)

Remark: In order to achieve a better agreement between the calculations and measurements the authors of [21] introduced an empiric equation for the relative permittivity in (11).

$$\varepsilon_D = 2.5 + \frac{0.7}{\sqrt{2} \cdot r_i / \text{mm}}.$$ (13)

With this function $\varepsilon_D$ varies from 2.95 for $r_i = 1.25\text{mm}$ to 6 for $r_i = 0.02\text{mm}$. 

E. 2nd Analytic Capacitance Model for Orthocyclic Windings

In [12] a second calculation model for the turn-to-turn capacitance of orthocyclic windings is presented. The approach is very similar to the one in the foregoing section except for the exact path of the electrical flux line and the shape of the basic cell as shown in Fig. 9 where the basic cell is a rhombus (e.g. A-B-C-D).

$$C_{t, cyclic} = \frac{4 \cdot \varepsilon_0 \cdot z \cdot l_{w,m} \cdot \left( \sqrt{3} - 1 \right) \cdot \left( 2 \cdot \varepsilon_0 \cdot \ln \frac{r_0}{r_i} \right)}{\left( \sqrt{3} + 1 \right) \cdot \left( \ln \frac{r_0}{r_i} \right)^2} + \left( 2 \cdot \varepsilon_0 \cdot \ln \frac{r_0}{r_i} \right) \cdot \ln \frac{r_0}{r_i}.$$ (14)

In order to calculate the complete energy stored between one turn of the lower layer and two “half” turns of the upper layer one has to consider two rhombuses (A-B-C-D and B-F-E-C). The area covered by these two rhombuses is a little bit smaller than the one covered by the two triangles of Fig. 7 and the path of the flux line in the region
between the insulations of the wire is a bit different. Furthermore, for calculating (11) and (12) the author of [11] made some numerical approximations. This causes slight differences in the result for the static layer capacitance compared to (11).

**F. Comparison of Static Layer Models**

In Table I the results of the different models for the static interlayer capacitance and the result of a FEA-Simulation are compared. For the orthogonal windings all models yield good results. The results for the orthocyclic winding, however, show that the parallel-plate and the cylindrical plate model cause large errors since the models do not consider the reduced distance between the layers for orthocyclic windings.

<table>
<thead>
<tr>
<th>Model Description</th>
<th>Value</th>
<th>Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parallel-Plate (4)</td>
<td>54.2pF/m</td>
<td>5.1%</td>
</tr>
<tr>
<td>Cylindrical (7)</td>
<td>54.5pF/m</td>
<td>4.6%</td>
</tr>
<tr>
<td>Orthogonal (9)</td>
<td>49.2pF/m</td>
<td>-4.9%</td>
</tr>
</tbody>
</table>

**TABLE I- Comparison between layer capacitance models with the same number of turns and the same wire diameter**

Table I: Comparison between layer capacitance models with the same number of turns and the same wire diameter. The results for the orthocyclic winding, however, show that the parallel-plate and the cylindrical plate model cause large errors since the models do not consider the reduced distance between the layers for orthocyclic windings.

**Remark:** A too exact modelling of the path of the electric flux lines and the static interlayer capacitance is useless since the tolerances of the geometric winding parameters are usually large and the positioning of the wire is not deterministic.

**G. Using Litz Wire Instead of Solid Wire**

For calculating the static interlayer capacitance $C_0$ the outer diameter $r_0$ of the wire and the nominal diameter $d_i$ are needed. In order to apply the calculations also for inductors and transformers using litz wire these parameters have to be derived from the specifications of the applied litz wires as described in [21].

In Fig. 10 the geometry of a litz wire and the belonging solid wire are depicted.

![Figure 10. Transformation of litz-wire to solid wire](image)

The nominal diameter $d_i$ could be calculated by subtracting the thickness of the twists’ outer insulation and the thickness of the insulation of a single strand from the outer diameter of the complete litz wire (15).

$$d_i = r_0 - \delta = r_0 - \delta_{\text{twist}} - \delta_{\text{wire}}$$  \hspace{1cm} (15)

The outer diameter of the litz wire could be taken from the data sheet of the wire or calculated by (16) presented in [21].

$$d_i = \frac{4N_S}{\pi} \left( \frac{d_{w,0}}{2} - 2\delta_{\text{twist}} \right)^{0.85} - \delta_{\text{twist}}$$  \hspace{1cm} (16)

Another possibility is to use (17) for determining the outer diameter. This equation is presented in [16] and is based on the interpolation of values given in data sheets of different litz wires.

$$d_i = \frac{135 \cdot 10^{-6}}{2} \left( \frac{N_S}{3} \right)^{0.45} \left( \frac{d_{w,0} - 2\delta_{\text{twist}}}{40 \cdot 10^{-6}} \right)^{0.85} - \delta_{\text{twist}}$$  \hspace{1cm} (17)

In general, the accuracy of the analytic calculation procedure for determining the equivalent capacitance of inductors or transformers using litz wire is limited since the winding tension and the shape of the bobbin strongly affect the parasitic capacitance of the winding. Further information on this topic could be found in [21].

**III. CONNECTION OF LAYERS OF THE SAME WINDING**

The static layer-to-layer capacitance does not comprise the voltage distribution between the layers which is dependent on the winding method (standard or flyback - cf. Fig. 7 & 9). According to the applied winding structure the effective layer-to-layer capacitance changes because the static capacitance is not charged uniformly but the charge distribution depends on the voltage distribution.

**A. Standard Winding Method (Two Layers)**

For the standard winding method (Fig. 11) one side ($x = 0$) of the two layers is shortened and the voltage between the two layers at the other side ($x = L_L$) is double the layer Voltage $V_{\text{Wdg}}/N_{\text{Layer}}$ (it is assumed that all layers have the same number of turns $x$ per layer). This fact leads to relatively high electric field strengths and dielectric losses at the unconnected side ($x = L_L$) of the layer.

![Figure 11. Layer-to-layer voltage for standard winding method](image)

If it is assumed that all turns of the two layers comprise the same magnetic flux the voltage distribution along the layer (cf. Fig. 11c) is approximately linear (exact: staircase-shaped).

In this case the leakage flux, which flows through single turns of the layers, is neglected because it is very small for usual winding designs. With the voltage distribution $V_{\text{LL}}(x)$ the stored electric energy could be calculated as (where $V_{\text{LL}} = V_{\text{Wdg}}$)\n
$$W_{E,\text{LL}} = \frac{C_0}{2 \cdot L_L} \int_0^{L_L} V_{\text{LL}}(x) \, dx = \frac{C_0}{3 \cdot N_{\text{Layer}}} \left( \frac{V_{\text{Wdg}}}{N_{\text{Layer}}} \right)^2 = C_{\text{Layer}} \cdot V_{\text{LL}}^2$$  \hspace{1cm} (18)

Equating this energy to the energy stored in the equivalent layer capacitor $C_{\text{Layer}}$ (r.h.s. of (18)) results in the equivalent layer capacitor for the standard winding method $C_{\text{Layer}} = C_0/3$.

**B. Flyback Winding Method (Two Layers)**

With the flyback winding method all layers are wound in the same direction and the voltage between the two layers is constantly equal to the layer Voltage $V_{\text{Wdg}}/N_{\text{Layer}}$ (Fig. 12). Therefore, the electric field strength and the dielectric stress is uniformly distributed and the dielectric losses are lower compared to the standard winding method.

![Figure 12. Layer-to-layer voltage for a flyback winding](image)

A disadvantage of the flyback winding method is that at the end of one layer the wire of the winding has to cross all turns of this and the proximate layer. This leads to a larger overall winding length and to high electric field strengths and dielectric losses (locally comparable to the standard winding method). The problem with the local high electric field strength could be avoided with special
arrangements of the "flyback connection" of the layers but this increases the complexity of the manufacturing significantly. For calculating the voltage distribution (Fig. 12c) along the layer it is assumed again that all turns of the two layers are linked with the same flux (cf. section III.A).

Equating the stored electric energy (19 - where \( V_{LL} = V_{Wdg} \)) to the energy which is stored in the equivalent layer capacitor

\[
W_{E,LL} = C_{0} \frac{k}{2} \int V'_{LL}(x)dx = \frac{C_{0}}{2} \left( \frac{V_{Wdg}}{N_{Layer}} \right)^2 = C_{Layer} \cdot V_{Wdg}^2
\]

results in equivalent capacitor \( C_{Layer} = C_{0}/4 \).

C. General Approach for Arbitrary Winding Methods (Two Layers)

In sections III.A and III.B the voltage distribution between the two layers and therewith the equivalent layer capacitance is calculated separately for the standard and the flyback winding method. In the following a more general approach for arbitrary winding connections, which is used by many authors [e.g. 10], is presented.

\[
V_{LL}(x) = V_{1} + (V_{2} - V_{1}) \frac{x}{L_{1}} = V_{2} + (V_{4} - V_{3}) \frac{x}{L_{2}}
\]

With the layer voltage the stored energy is calculated and equated to the energy in the equivalent capacitance (cf. section III.A) what results in (21) for the equivalent capacitance where \( V_{LL} \) is the sum of the voltages across the two layers.

\[
C_{Layer} = \frac{C_{0}}{3} \left( V'_{1} + V'_{4} + V'_{2} \right) = \frac{C_{0}}{3} \left( V'_{2} - V'_{1} \right)^2 + 3 V'_{3} \left( V'_{2} - V'_{1} \right) + 3 V'_{2}^2
\]

(21)

Connecting the layers either with the standard or the flyback winding method the general approach provides the same results as calculated in sections III.A and III.B.

D. Multilayer Windings

In the preceding sections the calculation of the equivalent capacitance for two layers for different winding methods is described. With these equations the equivalent capacitance for multilayer windings with standard or flyback winding method (cf. Fig. 14) could be calculated as explained in the following.

\[
W_{E,Wdg} = \frac{C_{Wdg} \cdot V_{Wdg}^2}{2} = \frac{1}{2} \sum_{v=1}^{N_{Layer} - 1} C_{Layer,v} \left( \frac{2 \cdot V_{Wdg}}{N_{Layer}} \right)^2.
\]

(22)

If all layer capacitors \( C_{Layer,v} \) are equal the equation for the equivalent winding capacitor simplifies to the well known equation

\[
C_{Wdg} = 4 \cdot \frac{N_{Layer} - 1}{N_{Layer}^2} \cdot C_{Layer}.
\]

(23)

In (22) the calculation of the equivalent winding capacitor \( C_{Wdg} \) is done by equating the stored energies. A different approach uses the impedance transformation rule of auto-transformers. There, the equivalent layer capacitor of two layers \( C_{i,i+1} \) is transformed into a capacitor at the input of the winding \( C'_{i,i+1} \) by multiplying the equivalent layer capacitor \( C_{i,i+1} \) by the square of the turns ratio of the two layers to the complete winding resulting in

\[
C'_{i,i+1} = \left( \frac{N_{Layer} - 1}{N_{Layer}} \right)^2 \cdot C_{i,i+1} \Rightarrow C_{Wdg} = \sum_{i=1}^{N_{Layer} - 1} C'_{i,i+1}.
\]

(24)

The transformed equivalent capacitors are connected in parallel and can be summed up to the equivalent winding capacitor \( C_{Wdg} \), which is in parallel to the winding.

E. Incomplete Layers

So far only complete layers with \( z \) turns in each layer have been considered. In the following a winding with \( N_{Layer} - 1 \) Layers with \( z \) turns and the last layer with \( k < z \) turns is considered as shown in Fig. 15 / [21].

\[
C_{Layer,N} = \frac{C_{Layer}}{z} \quad \text{with} \quad N = N_{Layer} - 1.
\]

(25)

The equivalent winding capacitor \( C_{Wdg} \) is calculated by transforming all interlayer capacitors to the connection of the winding by the impedance transformation rule of transformers

\[
C_{Wdg} = \frac{C_{Layer,N} \cdot 2k^2 + \sum_{v=0}^{N_{Layer} - 2} C_{Layer,v} \cdot 2z^2}{\left( (N_{Layer} - 1)z + k \right)^2}.
\]

(26)

If it is assumed that all interlayer capacitances are the same the equation simplifies to

\[
C_{Wdg} = \frac{4 \cdot C_{Layer} \cdot \left( N_{Layer} - 1 \right) \left( z^2 + k^2 \right)}{\left( (N_{Layer} - 1)z + k \right)^2}.
\]

(27)

IV. General Model of Two Layers

In section III an equivalent circuit for two or more layers of the same winding is calculated whereas in this section a model for two arbitrary successive layers is presented. This model could be used for calculating the equivalent capacitor of two layers from different
windings e.g. primary and secondary winding or interleaved winding structures.

A. Generalised Capacitance Model of Two Layers

As the authors of [14] have shown the electrostatic behaviour of a transformer (what is equivalent to two layers of different windings) could be modelled by a three input multipole (primary and secondary voltage and the voltage between the windings). In the linear working area and as long as propagation times can be ignored, the electrostatic energy / behaviour of this multipole could be modelled by six independent capacitors as shown in Fig. 16.

\[ W_{E,LL} = \frac{C_0}{6} \left( (V_1 - V_2)^2 + 3(V_3 - V_1)^2 + 3(V_3 - V_2)^2 \right) . \]  
(28)

Secondly, also the energy stored in the six capacitors of Fig. 16 is calculated in dependence of \( V_1, V_2 \) and \( V_3 \) in

\[ W_{E,AC} = \frac{1}{2} \left( C_1 \cdot V_1^2 + C_2 \cdot V_2^2 + C_3 \cdot V_3^2 + C_4 \cdot (V_2 + V_3 - V_1)^2 + C_5 \cdot (V_1 + V_2 - V_3)^2 + C_6 \cdot (V_1 - V_3)^2 \right) . \]  
(29)

By equating these two energies and comparing the coefficients of the variables \( V_1, V_2, V_3, V_4, V_5, V_6 \) the six capacitors could be expressed in terms of the static winding capacitance \( C_0 \). The result is given in (30). The values of these six capacitors can also be determined by three independent measurements as described in [14, 15] (where \( C_1 = C_2, C_3 = C_4 \) and \( C_5 = C_6 \) is assumed).

\[ W_{E,LL} = W_{E,AC} \Rightarrow C_1 = C_2 = -\frac{C_0}{6} ; C_3 = C_4 = \frac{C_0}{3} ; C_5 = C_6 = \frac{C_0}{6} . \]  
(30)

B. Complete Capacitance Model for Transformers or Coils

With the equivalent circuit for arbitrary layers of different windings it is now possible to model the complete winding structure of transformers. Each pair of successive layers is modelled with an equivalent circuit consisting of six capacitors (Fig. 16) [17]. The result is a quite complex model of the parasitic winding capacitance if the number of layers is larger than two. However, it is always possible to reduce the number of equivalent capacitors to six as it is shown below.

In the following the transformer assembly in Fig. 17 is taken as an example. The primary winding consists of three layers (light grey, \( P_1 \) - \( P_3 \)) which are interleaved with one secondary layer (dark grey, \( S_1 \)). First, an equivalent circuit consisting of 6 capacitors (Fig. 16) is calculated for each pair of layers as shown in Fig. 18 (where to each inner layer two capacitors are connected in parallel – e.g. \( C_{2a}, C_{2b} \) to the primary layer – according to the two basic cells on each side of the layer). The value of the static capacitance could be different for each layer.

\[ C_{P2,P3} = C_{b0}/3 \]  
(31)

Furthermore, also all six capacitor networks are transformed to the connection of the winding (A and B in Fig. 17) by using the impedance transformation rule of transformers (24). This results in

\[ W_{E,AC,org} = \frac{C_0}{T^2} \left( -V_1^2 - V_2^2 + 2V_4^2 + 2V_5^2 + 2V_6^2 \right) . \]  
(33)

Figure 19. Transformation of six capacitor network
where it is assumed that all static layer capacitances are equal.

All transformed six capacitor networks are finally connected in parallel. This is also true for the transformed equivalent layer capacitors of winding 1, which are in parallel to $C_1$, and all transformed equivalent capacitors of winding 2, which are in parallel to $C_2$. Thus, after combining all parallel capacitors to one capacitor a single six capacitor network modelling all parasitic capacitances results. For the considered example the result is shown in Fig. 20 where it is assumed that all static layer capacitances ($C_{1a} = C_{1b} = C_{1c}$) are equal.

![Figure 20. Resulting equivalent network for transformer of Fig. 17](Image)

Table II – Comparison between layer capacitance models with $R_{L1} = 15\text{mm}; \delta = 30\mu\text{m}; r_0 = 0.75\text{mm}; z = 30; h = 0\text{mm}; \varepsilon_{si} = 2.5$

In Table III the measurement and calculation results for four different high voltage transformers are given. The values, measured with an impedance analyser HP4294A from Agilent, agree well with the calculated average values of the transformers if the wire insulation is small in comparison to the wire diameter (HVT-1: $\delta / r_0 \approx 11\%$ and HVT-2: $\delta / r_0 \approx 10\%$). The range of values is a result of including the tolerances of the mechanical properties of the winding in the calculations.

For transformers, whose wire insulation is large in comparison to the wire diameter (HVT-3: $\delta / r_0 \approx 50\%$ and HVT-2: $\delta / r_0 \approx 20\%$), the electric flux not only flows from the layer $L_1$ to the successive layer $L_2$ below but also to the layer $L_3$, which is below layer $L_2$. The flux is flowing through the relatively large areas of insulation between the wires of layer $L_2$. Thus, for calculating the equivalent capacitance of a pair of layers one has to consider not only the next layer but also the subsequent. This must be considered in the equations and will be presented in a future paper.

![Table III – Experimental results for four high-voltage transformers](Image)

VI. CONCLUSION

A complete survey of the different calculation methods for parasitic transformer capacitances is given and general equations are added. Based on the compiled equations a simple modelling procedure for the parasitic capacitances of inductors and transformers is presented. The different calculations methods are compared and verified by FEA simulations and measurement results for high-voltage transformers.

As proofed by the measurement results the equivalent capacitor could be calculated by the presented procedures and predicted without building the transformer. The parasitic capacitance, which is in parallel to the windings of the transformer, could be used as parallel capacitor in a series-parallel resonant DC-DC-converter as proven by experiment.

Due to the admissible page count of this paper the influence of the core and shields on the equivalent winding capacitor has been neglected. The corresponding equations and measurement results will be presented in a future paper.
REFERENCES


[16] P. Wallmeier, "Automatisierte Optimierung von induktiven Bauelementen für Stromrichter-

Appendix A - List of Symbols

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \varepsilon_0 )</td>
<td>Dielectric constant of foil insulation</td>
</tr>
<tr>
<td>( \varepsilon_r )</td>
<td>Dielectric constant of foil between layers</td>
</tr>
<tr>
<td>( \varepsilon_{n} )</td>
<td>Effective dielectric constant</td>
</tr>
<tr>
<td>( \delta_{\text{wire}} )</td>
<td>Thickness of wire insulation</td>
</tr>
<tr>
<td>( \delta_{\text{out}} )</td>
<td>Thickness of outer insulation of litz wire</td>
</tr>
<tr>
<td>( \delta_{\text{in}} )</td>
<td>Thickness of insulation of a single strand</td>
</tr>
<tr>
<td>( b_{\text{sec}} )</td>
<td>Breadth of winding section</td>
</tr>
<tr>
<td>( C_0 )</td>
<td>Static capacitance between two layers</td>
</tr>
<tr>
<td>( C_{\text{Layer}} )</td>
<td>Equivalent capacitor between two layers</td>
</tr>
<tr>
<td>| ( C_{\text{Sec}} )</td>
<td>Equivalent capacitor of a section</td>
</tr>
<tr>
<td>( C_{\text{Wdg}} )</td>
<td>Equivalent capacitor of the whole winding</td>
</tr>
<tr>
<td>( C_{\text{A}} )</td>
<td>Equivalent capacitor general model</td>
</tr>
<tr>
<td>( d )</td>
<td>Distance between successive turns</td>
</tr>
<tr>
<td>( d_{\text{d0}} )</td>
<td>Diameter of a single strand with insulation</td>
</tr>
<tr>
<td>( d_{\text{sec}} )</td>
<td>Distance between two successive sections</td>
</tr>
<tr>
<td>( d_{\text{eff}} )</td>
<td>Distance between two successive turns</td>
</tr>
<tr>
<td>( h )</td>
<td>Thickness of foil or distance between layers</td>
</tr>
<tr>
<td>( d_{\text{eff}}/h )</td>
<td>Effective distance between two layers</td>
</tr>
<tr>
<td>( k )</td>
<td>Number of turns in one incomplete layer</td>
</tr>
<tr>
<td>( L_{\text{c}} )</td>
<td>Length of coil (or sum of sections)</td>
</tr>
<tr>
<td>( \lambda_{\text{m}} )</td>
<td>Mean length of two the considered layers</td>
</tr>
<tr>
<td>( N_{\text{s}} )</td>
<td>Number of strands of litz wire</td>
</tr>
<tr>
<td>( N_{\text{layer}} )</td>
<td>Number of all layers of winding</td>
</tr>
<tr>
<td>( N_{i} )</td>
<td>Number of turns in layer i</td>
</tr>
<tr>
<td>( N_{\text{Sec}} )</td>
<td>Number of Sections</td>
</tr>
<tr>
<td>( R_{\text{Ll}} )</td>
<td>Radius of inner layer of considered pair of layers</td>
</tr>
<tr>
<td>( R_{\text{L2}} )</td>
<td>Radius of outer layer of considered pair of layers</td>
</tr>
<tr>
<td>( d_{\text{d0}}/d_{\text{f0}} )</td>
<td>Diameter / Radius of wire without insulation</td>
</tr>
<tr>
<td>( d_{\text{d0}}/d_{\text{f0}} )</td>
<td>Diameter / Radius of wire including insulation</td>
</tr>
<tr>
<td>( V_{\text{L2}} )</td>
<td>Voltage between two successive layers of one winding</td>
</tr>
<tr>
<td>( W_{\text{L2}} )</td>
<td>Voltage of one winding</td>
</tr>
<tr>
<td>( V_{\text{f0}} )</td>
<td>Voltage between two successive turns</td>
</tr>
<tr>
<td>( W_{\text{E12}} )</td>
<td>Electrical energy stored between two layers</td>
</tr>
<tr>
<td>( WE_{\text{EAC}} )</td>
<td>Electrical energy stored in equivalent six capacitor network</td>
</tr>
<tr>
<td>( WE_{\text{Edg}} )</td>
<td>Electrical energy stored in one winding</td>
</tr>
<tr>
<td>( z )</td>
<td>Number of turns in one complete layer</td>
</tr>
</tbody>
</table>