When FPGAs Meet Regionless Explicit MPC: An Implementation of Long-horizon Linear MPC for Power Electronic Systems

Jeong M., Fuch S., Biela J.
Power Electronic Systems Laboratory, ETH Zürich
Physikstrasse 3, 8092 Zürich, Switzerland

„This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of ETH Zürich’s products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permission@ieee.org.

By choosing to view this document you agree to all provisions of the copyright laws protecting it.”
When FPGAs Meet Regionless Explicit MPC: An Implementation of Long-horizon Linear MPC for Power Electronic Systems

Min Jeong
High Power Electronic Systems (HPE)
ETH Zürich
jeong@hpe.ee.ethz.ch

Simon Fuchs
High Power Electronic Systems (HPE)
ETH Zürich
fuchs@hpe.ee.ethz.ch

Jürgen Biela
High Power Electronic Systems (HPE)
ETH Zürich
jbiela@ethz.ch

Abstract—This paper presents a novel real-time implementation of linear model predictive control (MPC) schemes based on regionless explicit MPC (RL-EMPC). RL-EMPC is a recently proposed explicit MPC solution for achieving a low memory footprint compared to other explicit MPC methods. Thus RL-EMPC can effectively handle systems with high sampling rates even for large-size MPC problems, i.e., systems with many states and/or constraints. An architecture for an implementation on an FPGA device is presented and validated with two application examples (buck-boost converter, modular multilevel converter). Simulation results on FPGA hardware-level demonstrate that long-horizon linear MPC can be implemented on low-cost FPGAs with the proposed architecture for various power electronic systems.

Index Terms—continuous control set (CCS) MPC, modulated MPC, modular multilevel converter (MMC, M2C), Buck-Boost-converter

I. INTRODUCTION

Optimal design procedures for power electronic systems are usually based on the steady-state behaviour (losses, maximum voltages/currents, voltage/current ripples, etc.) of the converters. There, margins for dynamic control that are added on top of the steady-state system trajectories can significantly decrease the power density of the converter. Consequently, reducing or even omitting these margins can be a crucial factor to increase the power density and thereby reduce the converter volume, weight, and cost without a reduction in efficiency. However, this is not always possible with classical control methods (e.g. cascaded PI-controllers), because most control techniques do not take the system constraints into account. Therefore, both academia and industry have drawn attention to model predictive control (MPC) for power electronic systems since the system constraints can be regarded with MPC [1], [2]. As a result, power converters can be designed optimally while still exploiting the full dynamic potential to achieve the fastest possible response to reference changes and disturbances even for multi-input-multi-output (MIMO) systems. For example, in [3] MPC is used to fully exploit the installed energy storage of a modular multilevel converter (MMC) resulting in savings of about 40% of the module capacitance value, while preserving excellent dynamic performance.

Fig. 1. Typical block diagram of power electronic system with continuous control set (CCS) explicit model predictive controller (EMPC). The modulator represents a PWM or SVM modulation. The optimization solving the MPC problem is computed off-line. This paper deals with the FPGA implementation of the explicit MPC block marked in red for long horizon MPC for complex power electronic systems e.g. MMCS (cf. Sec. IV-B).

Recent advances of computational power in embedded systems further facilitate the utilization of MPC as a promising method for a wide range of converters. Nonetheless, the implementation of MPC for power electronic systems is still a challenging task as an optimization problem has to be solved within every sampling interval. This is especially problematic because power electronic applications often require a high sampling rate. Particularly for systems with tight constraints, MPC with a long prediction horizon is required to guarantee performance and stability [4]. Therefore, the computational burden of the optimization problem can be very demanding. Indirect MPC, also known as continuous control set (CCS) MPC, has recently attracted attention in such context. With CCS-MPC, the converter is modelled with continuous inputs such that the MPC problem results in a continuous-set optimization problem. This not only simplifies the underlying optimization problem to be solved in real-time, but also allows

Authorized licensed use limited to: ETH BIBLIOTHEK ZURICH. Downloaded on November 19,2020 at 13:12:11 UTC from IEEE Xplore. Restrictions apply.
the system to operate at a fixed switching frequency as a modulator is employed to generate switching signals of power semiconductors. In case of a linear system representation for the prediction model (linear MPC), the underlying optimization problem usually results in a quadratic programming (QP) problem [2], for which approaches for realizing real-time implementations exist [5].

The methods for realizing the real-time implementation of CCS-MPC can be grouped into two sets: implicit MPC and explicit MPC. Implicit MPC solves the optimization problem on-line at each sampling instant, whereas explicit MPC (EMPC) handles the optimization process off-line. Therefore, EMPC accomplishes a simple on-line computation and can be implemented even on low-cost embedded systems at very fast sampling rates. Despite such characteristics make EMPC very suitable to realize MPC for power converters, EMPC has been applied to only a few applications [6], [7]. This is because memory requirements of general EMPC methods grow exponentially with the problem size, limiting the practical usage of the methods to only small problems.

Recently, the region-less explicit MPC (RL-EMPC) method is proposed in [8], [9] to overcome the main drawback of the memory requirements and it shows a possibility to handle large-size MPC problems with EMPC. However, only few implementation examples have been demonstrated yet and no attempts have been made for fast dynamic systems like power converters. Moreover, none of them investigates implementations on embedded systems nor analyzes the complexity in terms of resource usage and on-line evaluation time. Since RL-EMPC requires more on-line computations to achieve the low memory requirements, the on-line evaluation time, which is achievable with reasonable computational resources, is a critical factor to determine the feasibility of the method.

This paper presents an FPGA implementation of the RL-EMPC approach to accelerate on-line evaluation processes and to parallelize access to external memory with high-bandwidth. With the proposed implementation, the realization of EMPC can be applied to a broader spectrum of systems, such that it can even be used for power electronic systems with many states and/or a large number of constraints (which typically grow with the prediction horizon). Even though the proposed method requires more computational power compared to other EMPC methods, recent advances in FPGA technology enable the implementation on low-cost FPGA devices. The FPGA implementation is validated with two application examples, and simulation results on FPGA hardware-level are demonstrated along with their resource usages and required clock cycles for the on-line evaluation.

The paper is organized as follows: the general concept of explicit MPC is reviewed in section II to compare different implementation approaches. Section III presents an architecture for implementing RL-EMPC on FPGAs. Finally, in section IV, RTL level simulation results for two power electronic applications are demonstrated and analyzed before concluding in section V.

II. EXPLICIT MODEL PREDICTIVE CONTROL

The concept of explicit model predictive control (EMPC) is proposed in [10] based on multi-parametric quadratic programming (mp-QP) to address linear MPC problems. Nonetheless, there are several ways to implement EMPC and each method has different features, such as optimality of control laws, latency, memory requirement, and scalability. Therefore, in this section, a formulation of linear MPC and its relation to mp-QP to pre-compute optimal control laws off-line is reviewed, followed by representative approaches to implement the on-line part of EMPC.

A. General Formulation of Linear MPC

MPC computes an optimal control input of a constrained control problem by solving an optimization problem. When MPC is applied to linear systems with linear constraints, i.e., box-constraints and/or polytopic constraints, the optimization problem can be written as

\[
\begin{align*}
\min_{U_k} & \sum_{i=0}^{N_p-1} \| x_{k+l+1} - x_{\text{ref},k+l+1} \|^2_Q + \| u_{k+l} - u_{\text{ref},k+l} \|^2_R \\
\text{s.t.} & \quad x_{k+l+1} = A_k x_{k+l} + B_k u_{k+l}, \quad \forall l \in I \\
& \quad u_{\min} \leq u_{k+l} \leq u_{\max}, \quad \forall l \in I \\
& \quad x_{\min} \leq x_{k+l+1} \leq x_{\max}, \quad \forall l \in I \\
& \quad G_p U_k \leq w_p + K_p x_k 
\end{align*}
\]

where \( U_k = [u_k^T, \ldots, u_{k+N_p-1}^T]^T \in \mathbb{R}^{n \cdot N_p} \) is the complete control input vector, \( x_k = [x_k^T, \ldots, x_{k+N_p}^T]^T \in \mathbb{R}^{n \cdot (N_p+1)} \) is the complete state vector, \( N_p \) is the prediction horizon, \( Q \geq 0 \) and \( P \geq 0 \) are weighting matrices, \( I = \{0, 1, \ldots, N_p-1\} \) and \( \|z\|^2_Q \) denotes a 2-norm with the weighting matrix \( Q \). \( x_{\text{ref},k+l+1} \) and \( u_{\text{ref},k+l} \) are the \( l \)-th step reference values for the states and inputs, and \( A_{k+l} \) and \( B_{k+l} \) are the \( l \)-th discrete state space matrices for general linear systems. Note that the formulation can be applied to time-varying systems, such as periodic systems [3], if discrete state-space models can be achieved.

B. Multi-parametric Quadratic Programming

The given linear MPC can be reformulated as a condensed quadratic programming (QP) problem by substituting the future states as a function of the future control inputs and the current states ( \( X_k = S_k U_k + T_k x_{k} \)) based on the dynamic model of the linear system [4]. Furthermore, the optimization problem can be converted to a general mp-QP by choosing parameters, denoted as \( \theta \), such that the optimization problem can be solved over the domain of the parameters. For simplicity, subscript \( k \) is omitted in the following, and the multi-parametric optimization can be written as

\[
\begin{align*}
\min_{U} & \quad \frac{1}{2} U^T H U + (F \theta + f)^T U \\
\text{s.t.} & \quad G U \leq w + K \theta
\end{align*}
\]
The size of the optimization parameters, \( \theta \in \mathbb{R}^p \), depends on the number of variables that need to be updated at each sampling time to solve the linear MPC. For example, in trajectory tracking problems, the references \((X_{\text{ref}}, U_{\text{ref}})\) can be included into \( \theta \) as well as the current system states \((x_k)\) to track varying references. However, the size of the parameters is one of the critical factors that determine the complexity of solving the mp-QP problem. Therefore, if possible, new representative variables like the power level of the system should be included in the parameters to represent such varying reference trajectories with a smaller number of parameters. This could dramatically reduce the complexity of the mp-QP problem.

The process of solving the mp-QP problem is conducted offline and results in a function of the optimization parameters \((\theta)\). This function is in the form of a piecewise affine (PWA) function, as follows:

\[
U^* = \begin{cases} 
    f_1(\theta) & \text{if } \theta \in D_1, \\
    \vdots & \\
    f_R(\theta) & \text{if } \theta \in D_R,
\end{cases}
\]

where \( D_i \) are \( R \) nonoverlapping regions, i.e., \( D_i \cap D_j = \emptyset \) for \( i \neq j \). Each region has a different set of active constraints and applies a different affine law \((f_i)\) [10]. There are few algorithms to construct the regions and they differ in approaches to explore what are possible combinations of active constraints: geometric methodologies, combinatorial methods, and connected-graph approaches [11]. In the context of MPC, such an mp-QP solution is equivalent to a feedback control law and denoted as an explicit MPC solution.

Consider the set of active constraints of the \( i \)-th region \( A_i \subseteq \{1, \cdots, n_c\} \), where \( n_c \) is the number of rows of the constraint matrix \( G \) in (2b). Then, the constraint equations can be divided into two groups,

\[
GU \leq w + K\theta \Rightarrow \begin{cases} 
    G_{A_i}U = w_{A_i} + K_{A_i}\theta, \\
    G_{N_i}U < w_{N_i} + K_{N_i}\theta,
\end{cases}
\]

where \( G_{A_i} \) and \( G_{N_i} \) is obtained by stacking the rows of \( G \) indexed by \( A_i \) and \( N_i \) is the rest of the rows. The relations between the set of active constraints and the explicit MPC solution can be demonstrated by applying the Karush-Kuhn-Tucker (KKT) conditions to (2), such that

\[
\begin{align*}
    HU^* + (F\theta + f) + G_{A_i}^T \lambda^* + G_{N_i}^T \mu^* &= 0, \\
    G_{A_i}U^* &= w_{A_i} + K_{A_i}\theta, \\
    G_{N_i}U^* &< w_{N_i} + K_{N_i}\theta, \\
    \lambda^T (G_{A_i}U^* - w_{A_i} - K_{A_i}\theta) &= 0, \\
    \mu^T (G_{N_i}U^* - w_{N_i} - K_{N_i}\theta) &= 0.
\end{align*}
\]

Equation (5c) and (5f) lead to \( \mu^* = 0 \), and (5a) as well as (5b) can be rewritten as

\[
\begin{align*}
    U^* &= -H^{-1} (F\theta + f + G_{A_i}^T \lambda^*), \\
    \lambda^* &= (Q(A_i)\theta + q(A_i)),
\end{align*}
\]

where

\[
Q(A_i) = -(G_{A_i} + (G_{A_i}^T)^{-1} (K_{A_i} + G_{A_i} \theta^T F)), \\
q(A_i) = -(G_{A_i}^T)^{-1} (w_{A_i} + G_{A_i} \theta^T f).
\]

As a result, the affine law \((f_i)\) is calculated by (6), and the region \((D_i)\) is defined by (5c) and (5d). The main differences between various implementation strategies result from which matrices are stored in memory and which computations are performed off-line to identify the proper region and compute the optimal control law.

C. Implementation Strategies of Explicit MPC

1) Region-based Method: The most straightforward method to apply EMPC is region-based EMPC, and both affine laws and regions are computed thoroughly offline in a direct affine function of the optimization parameters \( \theta \). The affine laws are obtained as

\[
f_i = T(A_i)\theta + t(A_i),
\]

where \( T(A_i) \) and \( t(A_i) \) are achieved by substituting (6b) into (6a) as

\[
T(A_i) = -H^{-1} (F + G_{A_i}^T Q(A_i)), \\
t(A_i) = -H^{-1} (f + G_{A_i}^T q(A_i)).
\]

The regions are achieved by inserting (6b) and (8) into (5c) and (5d), resulting in:

\[
\begin{pmatrix} 
    -G_{N_i}^T T(A_i) - K_{N_i} \\
    -Q(A_i)
\end{pmatrix} \theta \leq \begin{pmatrix} 
    -G_{N_i}^T t(A_i) + w_{N_i} \\
    q(A_i)
\end{pmatrix},
\]

where \( A(A_i) \) and \( b(A_i) \) form a polyhedral, known also as a critical region. Consequently, the region-based method stores the matrices of \( T(A_i) \), \( t(A_i) \), \( A(A_i) \), and \( B(A_i) \), and is realized by checking constraints sequentially to evaluate an optimal affine control law as

\[
U^* = \begin{cases} 
    T(A_i) \theta + t(A_i) & \text{if } A(A_i) \theta \leq b(A_i) \\
    \vdots & \\
    T(A_R) \theta + t(A_R) & \text{if } A(A_R) \theta \leq b(A_R)
\end{cases}
\]

2) Variations of Region-based Method: The sequential search of the region-based EMPC method is intuitive, yet it is not regarded as the most efficient strategy. As can be seen from the structure of the matrices in (10), the size of each matrix is equivalent to the number of all constraints. Even after removing redundant rows to minimize the size of \( A(A_i) \) and \( b(A_i) \), the sequential search method results in mainly two problems. First, the worst-case search time can become very long since all constraints should be checked for all regions. Second, the memory requirements for storing all matrices can be demanding.

Many variations have been proposed to improve such drawbacks, for example, the binary search tree method [12] for shorter search time as well as low-complexity methods.
[13] for lower memory requirements. Refer to [14] for a comprehensive comparison between different methods. However, most methods were developed targeting small size problems, and the complexity increases exponentially when the number of constraints and/or the dimension of the parameters becomes large.

3) Region-less Explicit MPC: The region-less method was proposed mainly to reduce the burden of memory requirements at the cost of more demanding on-line computations [8]. Instead of saving all matrices, given in (10), the region-less method only saves fundamental blocks from the optimization problem itself, e.g., $H^{-1}$, $F$, $f$, $G$, $w$, and $K$. These blocks can be re-utilized at all regions to check the region conditions with (5c) and (5d) and evaluate the affine law with (6) through online computations. Only matrices of duality conditions, $Q(A_i)$ and $q(A_i)$, are required for each region, thus a huge reduction of memory requirements can be achieved. Note that the notion of “region”, where same active constraints are shared, still exists in the region-less method, yet it is named as “region-less” because it does not require matrices of “critical regions” as given in (10).

The biggest advantage of the region-less method is that it is a general solution to shrink the memory requirements regardless of the number of constraints or the dimension of parameters. Therefore, in [9], an implementation of explicit MPC for a large problem is demonstrated, where the parameter dimension is $\theta \in \mathbb{R}^{13}$ and the number of regions is $R = 1095$.

III. FPGA STRUCTURE FOR REGION-LESS EXPLICIT MPC

Based on the region-based method and its variations, which are reviewed in the previous section, many implementations are introduced with detailed embedded architectures (cf. [14], [15]). For both optimal and sub-optimal solutions, extensive research has been conducted to realize the explicit controllers focusing on diverse aspects, from optimality and latency to required hardware resources. Moreover, toolboxes, e.g., MOBY-DIC [16], enabled the automatic generation of VHDL files to realize the efficient implementation of EMPC on FPGAs. However, in most cases, the implementations were applied in limited cases, where the dimension of the parameters and/or the number of the constraints is restricted. This is because a memory requirement is the bottleneck of the mentioned EMPC implementations.

As described in the previous section, the region-less MPC method is an intriguing method to tackle the bottleneck and realize EMPC for general linear MPC problems. Therefore, in this section, a detailed system structure is presented to implement RL-EMPC on FPGAs. First, functional blocks are introduced to parallelize the computations of the region-less method. Then, a timing structure for interfacing to external memory will be illustrated, followed by a method to calculate timing issues, such as system sampling frequency and worst-case latency.

Algorithm 1 Lagrangian-Multiplier check (LM in Fig. 2)

```plaintext
// for-loop can be paralleled at a functional level
// arithmetic operations can be paralleled at RTL level
for $i \in \{1, \ldots , R\}$ do
  Compute $\lambda_i = Q(A_i)\theta + q(A_i)$
  if $\lambda_i \geq 0$ then
    Write $\lambda_i$ and $A_i$ to FIFO
  end if
end for
```

Algorithm 2 Primal feasibility check (PF in Fig. 2)

```plaintext
// while-loop can be paralleled at a functional level
// arithmetic operations can be paralleled at RTL level
while FIFO $\neq \emptyset$ do
  Read $\lambda_i$ and $A_i$ from FIFO
  Compute $U = -H^{-1}\cdot(F\theta + f + G^T_i\lambda_i)$
  if $GU \leq w + K\theta$ then
    $U^* \leftarrow U$
    $u_k$ is the first $m$ entries of $U^*$
    return $u_k$
  end if
end while
```

A. Functional blocks and parallelism for FPGAs

In RL-EMPC, two functional blocks are required to evaluate the KKT conditions on-line: Lagrangian-multiplier (LM) checker and primal feasibility (PF) checker. The LM block, equivalent to (5c), examines whether the current parameter ($\theta$) can satisfy a Lagrangian-multiplier condition (dual feasibility) at a given region, and the PF block, equivalent to (5d), checks whether all constraints are satisfied in the region with the calculated Lagrangian multiplier.

These two functional blocks can be computed in parallel to maximize the advantage of FPGAs using a first-in first-out (FIFO) block as proposed in Algorithm 1 and 2. While the PF checker is running for positive results of the LM checker, the LM checker can already proceed with the next region. Moreover, further parallelizations can be achieved as a trade-off between speed (latency) to compute control laws and resource usages on FPGAs. Two different levels of parallelism can be carried out. First, at a functional level, multiple functional blocks (LM and PF checkers) can be employed in parallel as shown in Fig. 2(a) to perform multiple LM and PF checks at the same time. Depending on applications, the complexity of LM and PF differs significantly, and thus the number of parallel blocks can be adapted flexibly to the applications and the required sampling rate of the systems. Note that the number of parallel LM checkers does not have to be same as the number of parallel PF checkers. Second, at a register-transfer level (RTL), each block can be realized with a different amount of resources. For example, one can parallelize multiplications to speed up the computations inside the LM and PF checkers depending on available resources on FPGAs. Proper pipelining can increase the efficiency of resources to realize blocks, but will also lead to longer computation times.
B. Hardware Structures

For systems with a small number of parameters, RL-EMPC dramatically reduces the memory requirements - see section IV-A for detailed comparisons. Therefore, all data can be stored in on-chip memory blocks and the implementation can be carried out in a simple order. However, when the number of parameters becomes large or many constraints need to be applied to the system, embedded memory components cannot handle all data. Therefore, external memory, such as SDRAM, could be utilized to solve the problem as shown in Fig. 2(a). In general, the amount of data required for the PF blocks is small compared to the LM blocks. Therefore, when RL-EMPC is initialized, the PF blocks read the complete required information and save it into the memory blocks in the FPGA. Unlike that, the LM blocks require a large data, and only a share of the data is stored temporarily on-chip, and new data are requested whenever the LM blocks check a specific duality condition. Fig. 2(b) shows a timing diagram of the complete process to parallelize access to external memory. Note that even though the FPGAs can request and access the data from the external memory in parallel, the overall performance may be limited by the bandwidth of memory access when the sampling frequency of the system is very high.

C. System Sampling time and Worst-case Latency

One major advantage of explicit MPC is that the on-line computation time can be analyzed thoroughly, such that the system sampling rate can be decided based on the computation time of the worst-case scenario and the optimality of the control laws can be guaranteed. In general, the worst-case computation time can be calculated by summing the required time of three different functions: data read, LM blocks, and PF blocks. Even though the LM and the PF blocks operate in parallel in practice, for the worst-case computation time, it is assumed that all FIFO blocks might be inserted at the last part of LM checkers. The worst-case time heavily depends on the application, and the system sampling rate can be selected based on the worst-case time by adding additional timing margins for communication and modulator computation times.

IV. Application Examples

In order to demonstrate the effectiveness of the proposed RL-EMPC on FPGAs, this section compares EMPC solutions and presents simulation results for two power electronic applications. The first application is a buck-boost converter, where the system is relatively simple with 2 states and only a few constraints are applied. Nevertheless, since the required sampling rate is high (≥ 100 kHz), the implementation of long-horizon MPC is not trivial especially when using low-cost FPGA devices. The second system is a modular multilevel converter, where the system model consists of 11 states and 6 inputs as well as many linear constraints. Such systems are usually regarded as unpractical/infeasible to apply EMPC.

For both systems, PWM is used to translate control problems with continuous inputs, and indirect MPC methods are applied to formulate linear MPC problems. After converting the linear MPC problems into mp-QP problems, the solutions of the mp-QP problems are computed with the Multi Parametric Toolbox (MPT) [17]. The proposed circuit architecture is developed with the DSP Builder for Intel FPGAs and implemented targeting low-cost FPGAs (e.g., Intel Max 10 or Cyclone V). The circuits are implemented in fixed-point using the fixed-point converter in Matlab. The HDL co-simulation was carried out in Matlab/Simulink with Mentor Graphics’ Questa Sim to verify the generated HDL files in a closed loop manner.

A. Buck-Boost Converter

The non-inverting buck-boost converter is a simple, low cost, and efficient converter suitable for many DC-DC applications. However, due to its non-minimum phase characteristic,
designing a high-bandwidth controller can be a troublesome task to fulfill the desired transient response. Applying MPC helps to significantly improve the control performance regarding disturbance rejection and reference tracking [6]. Here, the method described in [6] is utilized, and the same parameters are used to generate the presented EMPC solutions and simulation results.

The buck-boost converter has nonlinear dynamics, and proper modeling is a critical factor for the complexity of the MPC formulation. In [6], the converter is represented as a PWA model with 2 states and 1 input given as a function of the supply voltage as

$$\begin{align*}
x_{k+1} &= A_i x_k + b_i u_k + f_i \text{load}, \quad \text{if } v_{i,k} \in \mathcal{V}_i, \\
d_{2,i} &= c_i,
\end{align*}$$

where $x = [v_C, i_L]^T$, $u = d_1 v_s$, $A_i \in \mathbb{R}^{2 \times 2}$, $b_i \in \mathbb{R}^{2 \times 1}$, $f \in \mathbb{R}^{2 \times 1}$, and the supply-voltage range is divided into six intervals given as $\mathcal{V}_i$. By assuming that the duty-cycle of the boost stage ($d_2$) is a piecewise-constant function, the nonlinear converter dynamics are translated into a linear model. Note that the supply voltage is assumed to stay in one interval throughout the prediction horizon, and thus $d_2$, $A_i$, and $b_i$ are all also assumed to be constant based on the value of $v_{i,k}$ at each sampling instant. Based on the linear model, a linear MPC can be formulated with two box constraints on states, which limit the minimum and maximum values of the capacitor voltage ($v_C$) and the inductor current ($i_L$), and one polytopic constraint on the input to limit the duty cycle of the buck state ($d_1$) within the operation range. Therefore, the optimization parameters are chosen as $\theta = [v_C, i_L, \text{load}, v_s]^T \in \mathbb{R}^4$ to solve the mP-QP problem.

<table>
<thead>
<tr>
<th>TABLE I</th>
<th>EXPLICIT MPC RESULTS OF BUCK-BOOST CONVERTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Size</td>
<td>Region-based</td>
</tr>
<tr>
<td>$N_p = 2, R = 156$</td>
<td>59.52 kB</td>
</tr>
<tr>
<td>$N_p = 4, R = 1,248$</td>
<td>525.36 kB</td>
</tr>
</tbody>
</table>

$^a$ : Depth (9), number of nodes (828)

$^b$ : Depth (18), number of nodes (45,510)

The results in Tab. I show the memory requirements of the EMPC controllers when prediction horizon lengths of 2 and 4 are applied. In this example, the length of the prediction horizon does not bring substantial performance improvement, yet it is demonstrated to compare the memory requirements and the feasibility of the proposed implementation. Based on the proposed architecture, the RL-EMPC can be implemented on a low-cost FPGA (Max 10) device for a prediction horizon

<table>
<thead>
<tr>
<th>TABLE II</th>
<th>FPGA RESOURCE UTILIZATION OF RL-EMPC$^a$</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALM [K]</td>
<td>Memory [Kb]</td>
</tr>
<tr>
<td>LM$^c$</td>
<td>2.20</td>
</tr>
<tr>
<td>PF$^c$</td>
<td>8.5</td>
</tr>
<tr>
<td>Total$^{b,c}$</td>
<td>(37%)</td>
</tr>
</tbody>
</table>

$^a$ : $N_p = 4$

$^b$ : Three LM blocks and two PF blocks in parallel

$^c$ : Numbers for LM and PF taken for a fit of only one LM/PF block on the whole device. Numbers for Total are the result of compiler/fitter optimization and smaller than the sum.

$^d$ : Intel Max 10 (10M40SAE144C8G), no external memory

The results show that the memory requirements of the EMPC controllers when prediction horizon lengths of 2 and 4 are applied. In this example, the length of the prediction horizon does not bring substantial performance improvement, yet it is demonstrated to compare the memory requirements and the feasibility of the proposed implementation. Based on the proposed architecture, the RL-EMPC can be implemented on a low-cost FPGA (Max 10) device for a prediction horizon

![Fig. 3. (a) RTL level co-simulation results of the buck-boost converter using the RL-EMPC solutions from Tab. I on a Max 10 device. For control performance and a comparison with a linear controller, refer to [6]. (b) RTL level co-simulation results of the RL-EMPC at $t = 0.21$ ms. The region is detected after 809 clock cycles, when the valid signal becomes high. Note that the complete computation of LM and PF checkers finishes after 609 clock cycles, which is denoted as the number of clock cycles for computation in (a).]

3090
of 4. The resulting resource usage as calculated by the Intel Quartus Fitter is presented in Tab. II, and simulation results are shown in Fig. 3. All data is stored on-chip blocks due to the low amount of required memory, and the co-simulation results show that the proposed method can successfully compute control laws at the sampling rate of 100 kHz with the FPGA device operating at 125 MHz. At the given frequencies, the simulation results show that the number of clock cycles for computations (< 800) is much smaller than the maximum allowed clock cycles (1250). When external memory is utilized, even a longer prediction horizon can be applied.

B. Modular Multilevel Converters (MMC)

Over the last decade, the modular multilevel converter (MMC) has gained a lot of attention and is used in many applications at medium and high voltage levels. However, since the MMC is a multi-input multi-output (MIMO) system with nonlinear characteristics, controlling the MMC with conventional methods, such as cascaded PI-controllers or resonant controllers, results in limited transient performance and/or oversized module capacitors [18]. In [3], a linear MPC method is proposed to overcome these limitations, such that the MMC with very small module capacitance (reduced by 40%) can be operated with a fast transient behavior. Even though the proposed method has a relatively low sampling rate for power electronic systems (1...1.5 kHz), a real-time implementation of the controller is still a challenging task since the size of the optimization problem is large with many states and constraints. In [3], the MMC system is modelled as a periodic-time varying linear system by linearizing the energy dynamics of the MMC as

\[
\begin{bmatrix}
    i_{k+1} \\
    w_{k+1}
\end{bmatrix}
= \begin{bmatrix}
    A(w(\varphi_g)) & 0 \\
    0 & 1
\end{bmatrix}
\begin{bmatrix}
    i_k \\
    w_k
\end{bmatrix}
+ \begin{bmatrix}
    B_e & 0 \\
    0 & B_e
\end{bmatrix}
\begin{bmatrix}
    v_{5,\alpha/0, k} \\
    v_{5,\beta/\alpha, k}
\end{bmatrix}
+ u_k,
\]

where \( i \in \mathbb{R}^5 \) and \( w \in \mathbb{R}^6 \) are the current and the energy states, \( u \in \mathbb{R}^6 \) is the control inputs, \( A_e \in \mathbb{R}^{5 \times 5} \) and \( B_e \in \mathbb{R}^{5 \times 6} \) are the time-invariant current system matrices, and \( A(w(\varphi_g)) \in \mathbb{R}^{6 \times 5} \) is the periodic time-varying energy matrix depending on the grid angle (\( \varphi_g \)). In other words, the converter is represented as a PWA model with 11 states and 6 inputs as a function of the grid angle (\( \varphi_g \)). The domain of the grid angle (\( \varphi_g \)) is divided into \( N_\varphi \) intervals, where \( N_\varphi \) is the number of samples in one grid-period. Note that the MMC model is an average model, which is independent of the number of modules. The balancing of the individual module voltages can be performed using sorting based PWM methods such as presented e.g. in [19].

For each interval of the grid angle, the system dynamics are different and a different linear MPC problem is formulated. Moreover, since the control of the MMC is a trajectory tracking problem, references should be included. Instead of adding all states and input references, the power level of the system is included to represent the varying references as shown in [18], such that the complexity of mp-QP problems can be minimized. The optimization parameters are chosen as \( \theta = [I^T, w^T, \bar{p}]^T \in \mathbb{R}^{12} \). In contrast to the solution presented in [3], the mp-QP problems are formulated only with control input constraints, such that the number of generated regions remains reasonable.

The EMPC memory requirements with a prediction horizon of 5 are given in Tab. III for the same parameters used in [3]. At each grid angle interval, many regions are generated, and the whole grid period sums up to an huge number of regions compared to other applications. Therefore, common EMPC methods cannot be applied. The region-based method requires a large amount of memory, and even with an external memory, the implementation is not feasible. In such situation, constructing a binary tree is extremely difficult and results in massive memory requirements, so that the binary tree method is not considered here. Compared to that, the RL-EMPC method leads to moderate memory requirements and can be implemented on a low-cost FPGA (Cyclone V) device with external SDRAM. The resulting resource usage is presented

![Fig. 4](image-url)

Fig. 4. (a) RTL level co-simulation results of the MMC using the RL-EMPC solutions from Tab. III on a Cyclone V SoC device. For control performance and a comparison with a linear controller, refer to [3]. (b) RTL level co-simulation results of the RL-EMPC at \( t = 0.02 \) ms. The region is detected after 414 clock cycles, when the valid signal becomes high. Note that the complete computation of LM and PF checkers finishes after 19374 clock cycles, which is denoted as the number of clock cycles for computation in (a).
TABLE III
EXPLICIT MPC RESULTS OF MODULAR MULTILEVEL CONVERTER

<table>
<thead>
<tr>
<th>Region-based</th>
<th>Region-less</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Size(^b) ((R = 3, 471))</td>
<td>18.50 MB</td>
</tr>
<tr>
<td>Memory Size(^c) ((R = 49, 838))</td>
<td>247.15 MB</td>
</tr>
</tbody>
</table>

\(^a\) : \(N_p = 5, f_s = 1.5\) kHz
\(^b\) : Example of one grid angle partition
\(^c\) : All grid angle partitions with \(N_p = 30\)

TABLE IV
FPGA RESOURCE UTILIZATION OF RL-EMPC

<table>
<thead>
<tr>
<th></th>
<th>ALM [K]</th>
<th>Memory [Kb]</th>
<th>DSP &amp; Multiplier</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM(^e)</td>
<td>9</td>
<td>(~ 0)</td>
<td>14</td>
</tr>
<tr>
<td>PF(^e)</td>
<td>21</td>
<td>767</td>
<td>468</td>
</tr>
<tr>
<td>Total(^b, c)</td>
<td>33</td>
<td>813</td>
<td>468</td>
</tr>
<tr>
<td>((59%)) ((12%))</td>
<td>((100%))</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Available(^d)</td>
<td>56</td>
<td>7,025</td>
<td>468</td>
</tr>
</tbody>
</table>

\(^a\) : \(N_p = 5\)
\(^b\) : Two LM block and one PF block in parallel
\(^c\) : Numbers for LM and PF taken for a fit of only one LM/PF block on the whole device. Numbers for Total are the result of compiler/fitter optimization and smaller than the sum.
\(^d\) : Intel Cyclone V SoC (5CGXFC7D6F31C6) with external memory

in Tab. IV, and simulation results are shown in Fig. 4. The enlarged simulation result illustrates that the constraints of keeping the arm inserted voltage lower than the inner arm voltage are satisfied even when the power flow reverses. Therefore, the MMC can operate close to its physical limits, resulting a compact realization of the MMC with a very small module capacitance value. The co-simulation is carried out at the sampling rate of 1.5 kHz with the FPGA device operating at 250 MHz. At the given frequencies, the simulation results show that the number of clock cycles for computations (< 25k) is much smaller than the allowed clock cycles (166k).

V. CONCLUSION

For power electronic systems, linear MPC is an attractive solution to exploit components up to their physical limits and achieve an optimal converter design as well as fast transient performance. This paper presents a method for a real-time implementation of linear MPC using FPGA devices based on RL-EMPC. Two examples are demonstrated to prove the feasibility of the proposed implementation for general linear MPC problems along with analyses about their resource usages and on-line computation times. First, for the buck-boost converter, RL-EMPC reduces the memory requirements by 87% compared to the region-based method and realizes the real-time implementation for a prediction horizon of 4 with an Intel Max 10 device, while other EMPC methods are limited to a prediction horizon of 2. If external memory is utilized, RL-EMPC can be realized even for a longer prediction horizon. Second, for the MMC, RL-EMPC reduces the memory requirement by 96% compared to the region-based method and enables a realization based on a Cyclone V device. This cannot be achieved with other EMPC approaches and shows the effectiveness of the proposed method. Results show that the proposed approach allows a simple and low-cost implementation to compute optimal control laws in real-time even for larger-size MPC problems.

REFERENCES